Regviz

Alif Semiconductor /AE101F4071542LH_CM55_HE_View /CLKCTL_PER_SLV /CMP_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CMP_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE101F4071542LH_CM55_HE_View/CLKCTL_PER_SLV/CMP_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)CMP0_CKEN 0 (Val_0x0)CMP1_CKEN

CMP1_CKEN=Val_0x0, CMP0_CKEN=Val_0x0

Description

CMP Control Register

Fields

CMP0_CKEN

CMP0 clock enable

0 (Val_0x0): Disable CMP0 clock

1 (Val_0x1): Enable CMP0 clock
CMP1_CKEN

CMP1 clock enable

0 (Val_0x0): Disable CMP1 clock

1 (Val_0x1): Enable CMP1 clock

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data